We present a first successful attempt to use microsecond DC pulses for matching measurements on 65-nm MOS transistors down to low current levels. We demonstrate that the interface states that contribute to the mismatch (if they indeed do so) in the weak and moderate inversion region must have charging and discharging time constants below 1 μs.
INTRODUCTION
MOS transistor mismatch is a fundamental performance limiter for high-precision analogue circuits as well as a major contributor to yield issues in ULSI digital systems [1] . Furthermore, demands for power reduction push circuit designers to use MOSFETs in weak and moderate inversion regions [2] . Therefore, it is important to understand the mechanisms that cause mismatch over the full range of gate biases. Usually, sources of variability, e.g. Random Dopant Fluctuations (RDF) [3] , Line Edge Roughness (LER) [4] , are analyzed in literature looking at a few key parameters, e.g. σ ΔVT and σ Δβ/β , and their area scaling factors that in principle characterize the matching properties of the technology. However, as discussed in [5] , the use of too simple models and analyses may result in overlooking subtle effects. For example, it was shown that the correlation between the relative drain current mismatch in weak inversion and in strong inversion can be quite low. Therefore, a more comprehensive approach is followed in this work, using the socalled mismatch signature [5] . Figure 1 shows a typical set of mismatch sweeps, i.e. the relative drain current mismatch measured on a full population of matched transistor pairs as a function of V gs . Each curve represents a single voltage sweep on a matched pair test structure on a different position on a wafer. Besides extracting σ ΔVT and σ Δβ/β , one can now study the behavior of the current mismatch over the full gate bias, σ ΔI d /I d (V gs ), and simultaneously calculate the autocorrelation between the relative drain current mismatch at any gate bias with the one, for instance, at threshold voltage, figure 2 ). This kind of mismatch analysis is called a mismatch signature. Assuming that the largest part of threshold voltage mismatch is caused by RDF [6] , any deviation from 1 of the autocorrelation coefficient is an indication of a different mechanism that substantially influences the current mismatch. In [5] uncorrelated to RDF) current mismatch in weak and moderate inversion regions as result of the corresponding fluctuations of the surface potential [7] . One of the main points of the work in [5] is that the interface states fluctuate in terms of position, concentration and energy. The random energy, i.e. the fact that the traps will be activated or deactivated at different gate biases, is fundamental to distinguish the impact of interface state fluctuations from fixed oxide charges (that, on the contrary, remain charged at any gate bias). In fact, through statistical device simulations it has been demonstrated before that realistic densities of fixed oxide charges cannot give a significant contribution to the overall mismatch [8] .
The purpose of the work described in this paper is to gain more insight into the nature of these traps. A possible way to do this is to use very fast DC pulses to measure drain currents. If the reaction time of the traps is longer than the duration of the DC pulse we should be able to measure the drain current without changing the traps' state (empty or filled). This, in turn, will screen the effect of their fluctuation on the surface potential and thus on the mismatch behavior. Therefore, we made a thorough comparison between measurements done with standard parametric test equipment (DC) and those obtained through ultra-fast pulsed I-V instrumentation (PMU). The influence of certain measurement settings, e.g. pulse width and initialization voltage, is analyzed. performed on hot carrier (HCI) stressed devices in which we have enhanced trap concentration.
This paper reports what we believe to be the first successful demonstration of using microsecond pulsed DC measurements for MOSFET mismatch characterization in the weak and strong inversion regions.
EXPERIMENTAL SETUP
This study is based on populations of 80 NMOST matched pairs of minimum gate length, W/L = 1/0.06 μm/μm (see [9] for the test structure). The devices of each pair are measured using a Keithley 4200-SCS equipped with 4225-PMU ultra-fast I-V instrumentation and 4225-RPM remote amplifier/switches [10] . The objective is to measure the drain current matching of MOSFETs down to the lowest possible current levels using the shortest possible time pulses and compare the results with standard DC measurements. We are particularly interested in the device in weak inversion, as the impact of the state-switching (charged/uncharged) of interface states occurs predominantly in the weak inversion regime where the Fermi-level moves through the silicon band-gap. Examples of the actual pulse shapes, as captured through the 4225-PMU with two different pulse widths (1 μs and 100 μs), are shown in figure 3 where the gate and the drain voltages are depicted together with the resulting drain current. The pulses, in particular the drain current one, must be stable for a sufficient time in order to obtain a reliable measurement. Indeed, due to the very fast rise-and fall-times of these pulses, substantial capacitive charging and discharging is observed on the terminals, causing the peaks visible at both sides of the pulses. During the planning of the experiment it was decided that 1 μs was the reasonable lower pulse width limit above which we could reliably measure in the current ranges that we were interested in. The actual current measurement window is highlighted in figure 3(a) . It demonstrates that at sub-microampere current level the pulse cannot be shortened much further. Figure 4 shows typical I-V sweeps for the full gate bias range. The graph shows some limitations of the measurements. For example, through the RPM, the DC measurement is limited by the leakage of the switch, in this case about 1 nA. For the shortest pulses, the current meter can be used down to the 100 μA range according to the specs [10] . This brings the lowest detectable current values up to the order of 100 nA (which is 0.1 % of the full range). This is why the current levels off and stays constant for gate voltage below 0.3 V (black line and solid circles in figure 4) .
A schematic representation of other relevant pulse variables is depicted in figure 5 . The general pulse used in our experiment has two voltage levels: a base level and a pulse level. The base level is the voltage applied before and after the actual measure pulse. This level is applied for 100 ms before the measure pulse, determining therefore the initial condition of the device. The pulse level is kept constant for exactly the time specified by the pulse width variable. Please keep in mind that the picture sketched in figure 5 is merely an explanatory representation; it can happen that the pulse level is lower than the base level (as it was actually used in some of our measurements). The pulses applied to the gate and drain terminals have equal timing but different voltage levels. The PMU connected to the drain always uses the same base and pulse levels, 0 V and 0.05 V respectively. In other words, a non-zero voltage will be applied to the drain only for the same time as the gate measure pulse. The pulses applied to the gate, on the other hand, were varied both in terms of base level (pre-soak) and the actual pulse (measure) level (the sweeping variable). As indicated before, the base level is used to stabilize the charging of the traps. It is kept constant (hence pre-soak) during the initialization time for 100 ms. Three levels of presoak were tested: 0 V (depletion), 0.4 V (moderate inversion) and 1 V (strong inversion). During these pre-soaks, traps are supposed to be filled (or emptied) before the actual measure pulse is applied. The gate pulse level is swept from 0 to 1.25 V with 25-mV steps for a full I d − V gs transfer characteristic. Two pulse widths were tested: 1 μs and 100 μs. Finally, as further subject of research, the impact of hot carrier damage on DC and DC pulsed mismatch standard deviations is evaluated. By applying an HCI stress on a DC characterized population, the density of interface states was increased substantially. The DC measurements were repeated on the HCI stressed devices and subsequently compared to the pulsed measurements. The stress condition was selected at 100 s with 2.4 V on the drain and 1.2 V on the gate. This stress resulted in a typical V T shift of approximately 40 mV.
RESULTS AND DISCUSSION
The main purpose of the study was to establish whether statistically significant differences could be observed between the mismatch signatures (figure 2) of the devices under test, when standard DC measurements are compared to pulsed measurements. The actual comparison between DC and pulse mea- Comparison between autocorrelation plots of standard DC measurements and pulse measurements both with base level of 0 V but different pulse widths (1 μs and 100 μs for short and long pulse respectively). surements (PM) with different settings is performed mostly using the fluctuation sweep, i.e. the standard deviations of the relative drain current mismatch. The autocorrelation plot will only be shown for the comparison of the pulse widths.
If the fluctuations of interface states (with a reaction time at least longer than 1 μs) were to play a role in the drain current mismatch in the weak inversion region, we would see differences both in the magnitude and in the shape of the fluctuation sweeps obtained on the same populations but with different measurement conditions. As explained in the previous section, the leakage of the switch (in case of standard DC measurements) and the high current range (limited lower level) we had to impose to the RPM limit the gate voltage range on which we can rely for these voltage sweeps (figure 4). Given these considerations and for better readability of the graphs, the gate voltage range on the x-axis in figures 6 to 9 is limited down to 0.2 V. 
Pulse length comparison
Mismatch fluctuation sweeps for the standard DC (measured on the same devices and shown as reference) and PMU with base level 0 V and the two pulse lengths are depicted in figure 6 . The pulsed measurements worked very well: no 'unphysical' behavior, range switching, substantial peaks or unexpected humps are visible. The three curves show no significant differences in the weak and moderate inversion region where the interface states related fluctuations were supposed to have the biggest impact [5] . From these observations one would have to conclude that the interface states that affect the mismatch in weak inversion are faster than 1 μs. The alternative is to conclude that the de-correlation is not caused by interface state fluctuations at all (this is still under investigation). Also the autocorrelation plot, see figure 7 , leads to the same conclusions. In fact, the DC curve and the 'Long Pulse' are on top of each other while for short pulse the decorrelation for high V gs is slightly more pronounced. This is, however, explainable by the fact that the current mismatch measured with the short pulse is quite ragged, due to the limited resolution of the current meter in this range. That, by itself, hampers a precise calculation of the autocorrelation coefficient. Figure 8 presents fluctuation sweeps of pulsed measurements with the short pulse (1 μs) but using different base levels. The initial condition (pre-soak) has no impact on the level of mismatch or on the shape of the fluctuation sweep. Note that it is known from switched 1/f noise measurements that low-frequency noise, and thus most likely the underlying interface states, are affected by the pre-soak charging states of these traps [11] . Again however, the same conclusions can be drawn from our pulsed matching measurements: either the interface states have charging and discharging time constants substantially below 1 μs or interface state fluctuations do not significantly contribute to the mismatch at all. 
Pre-soak level comparison

Stressed devices
One of the most convincing, but undeniably somewhat disappointing results of the experiments reported in this paper is that also for the HCI stressed device populations no significant impact is observed on the mismatch signatures in weak inversion. The fluctuation sweeps of standard DC measurements before and after stress and of PM (both for short and long pulse with 0 V as base level) are depicted in figure 9 . The stress has substantially impacted the mismatch performance of the devices in strong inversion. Nevertheless, again no difference is observed between DC and PM in weak inversion.
CONCLUSIONS
We report for the first time successful microsecond pulsed DC MOSFET matching measurements down to nano-amperes current levels. We used this to study MOSFET mismatch in weak inversion under pulsed DC conditions. The experiment suggests that the interface states that were assumed to seriously affect the mismatch in weak and moderate inversion are either faster than 1 μs, or that they do not contribute significantly to the mismatch in contemporary advanced CMOS technologies. Furthermore, we show that the impact of HCI damage is mainly effective in strong inversion. It means that even when the density of interface states is substantially increased through HC stress, the expected different mismatch signatures in moderate and weak inversion are not observed. With these results, this paper achieves an important step forward towards a better understanding of the mismatch dynamics in modern CMOS technologies.
